is a promising concept to enhance the breakdown voltage of power semiconductor devices. This letter reports a set of simple and unified analytical equations to calculate the breakdown voltage, critical electric field, and depletion widths for dielectric RESURF p-n junctions. These analytical models are derived from the basic power law relationship between the p-n junction breakdown voltage and doping concentration, and use the material and structural information of the dielectric RESURF p-n junction as variables to accurately predict reverse bias performance. The analytically calculated results are compared with 2D TCAD simulation results for Si, GaN, and SiC in combination with dielectrics, such as SiO 2 and Si 3 N 4 , and show reasonable agreement well within 10% of error.
I. INTRODUCTION

R
EDUCED surface field (RESURF) is a widely adopted design principle in power ICs to achieve higher breakdown voltages by coupling two or more p-n junctions in CMOS-compatible device structures to optimize the surface electric field distribution [1] . More recently, a dielectric RESURF concept was investigated which couples a simple p-n junction with its surrounding fringing capacitors to achieve a more uniform equipotential distribution and higher breakdown voltage, experimentally in 20-30V CMOS devices [2] and theoretically in 650V power MOSFETs using high-K dielectrics [3] . Closed form equations also were developed and results were compared to TCAD simulation in [4] and [5] . The dielectric RESURF concept is not practical for realizing high voltage silicon devices (>100V) because of the relatively weak coupling between silicon and conventional dielectric materials, and consequently the requirement of an extremely high structural aspect ratio. With the emergence of wide bandgap semiconductors such as silicon carbide (SiC) and gallium nitride (GaN) with lower permittivities and higher critical electric fields, it is interesting to see if the dielectric RESURF concept can lead to high breakdown voltages with a more reasonable height/width aspect ratio. While the simple power law calculation of p-n junction breakdown voltage proves to be extremely insightful and useful in estimating silicon and wide bandgap power devices [6] , the lack of such a simple analytical model to calculate the breakdown voltage of dielectric RESURF power devices hinders the adoption of this highly promising concept. Equations for the breakdown voltage and electric field are reported for silicon power MOSFETs [4] , [5] , [7] , but the calculation involves tedious numerical iterations and loses its physical insightfulness. The objective of this letter is to develop simple and unified analytical equations to calculate the breakdown voltage, critical electric field, and depletion widths for dielectric RESURF p-n junctions. These analytical models are derived from the basic power law relationship of one-dimensional p-n junctions and use the material and structural information of the dielectric RESURF p-n junction as the input parameters. This modeling approach is explored for Si, GaN, and SiC in combination with conventional dielectrics like SiO 2 and Si 3 N 4 , and can be used universally for other semiconductor-dielectric combinations. The analytically calculated results are compared with 2D TCAD simulation results with a reasonable agreement well within 10% of error. Only one semi-empirical fitting parameter is used in these equations, whose value is extracted for each of the three semiconductor materials studied.
II. ANALYTICAL MODELS
The power law relationships are well established for various semiconductors to estimate the p-n junction breakdown voltage by solving the ion integral of impact ionization rates [6] . These power laws provide simple expressions for depletion width, critical electric field, and breakdown voltage solely based on the doping concentration of the lightly doped side of the p-n junction. However, for a dielectric RESURF p-n junction as shown in Fig. 1 , the breakdown voltage also depends on other device parameters such as the width and permittivity of both the semiconductor and dielectric regions. In Fig. 1 , W S and T are the width and thickness of the voltage sustaining n-type drift region while W I is the width of the dielectric region. ∈ S and ∈ I are the permittivities of the semiconductor and dielectric regions respectively. We assume that the electrical field is limited within the drift region at breakdown and the device is a non-punchthrough type.
For dielectric RESURF devices, the voltage sustaining drift region under reverse bias can be qualitatively considered as a semiconductor with an equivalent permittivity of (∈ S + ∈ I ) as the electric field inside the semiconductor behaves as if the doping concentration of the drift region is reduced by a factor of 1/(1+ ∈ I / ∈ S ) [3] . However, the width parameters W S and W I also play a significant role in shaping the electric field (e-field) profile. The Poisson equation is solved taking into account dielectric and semiconductor layer widths along with their respective permittivities (derivation not shown).
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where N D is the actual n-region doping concentration of the p-n junction, ∈ S and ∈ I the permittivities, and W S and W I the widths of the semiconductor and dielectric regions respectively. This apparent reduction in doping concentration is supported by the TCAD simulated e-field profiles through the drift region in Fig. 2 . The slope of the e-field changes significantly for different ratios of the semiconductor (GaN) and dielectric (Si 3 N 4 ) widths with a fixed doping concentration but nearly no sign of change for a fixed ratio. Breakdown voltage is also found to decrease with increasing semiconductor width for a dielectric RESURF p-n junction with a fixed width ratio, which is not addressed by Eq. (1). This effect is also found in superjunction devices where an increase in the width of the n/ p columns leads to a decrease in breakdown voltage [8] . As a result of charge imbalance near the ends of the widened drift pillars, there is a sharp increase in the peak electric field, which distorts the e-field profile and reduces the breakdown voltage. This effect is addressed in our work by including a degradation factor of (1+ K W s ). Now the breakdown voltage, critical electric field, and depletion width of a dielectric RESURF p-n junction are given by
where A S , B S , C S , α, β, γ are coefficients derived from solving the ion integral of impact ionization rates from the basic semiconductor power laws, and are well established for Si [6] , SiC [9] , and GaN [10] while K is a fitting parameter. The unit of W S is in centimeters (cm). Previous work [7] suggested an iterative approach to find the e-field degradation factor for each device structure, but we believe that for all practical purposes K can be assumed a constant for a given semiconductor material, as verified in the next section. The values of these coefficients are listed in Table I for GaN, Si and SiC. It should be noted that Eqs. 2a-2c cannot be applied to simple 1D p-n junctions due to the assumptions used in derivation.
III. RESULTS AND DISCUSSION
Analytically calculated breakdown voltage, critical electric field and depletion width from Eqs. 2a-2c are compared with 2D TCAD simulations for GaN, Si and SiC dielectric RESURF p-n diodes with SiO 2 and Si 3 N 4 as the dielectric materials. Breakdown voltages from simulation are extracted when the ion integral equals unity to be consistent with the analytical calculation. The impact ionization models used for the breakdown simulations are vanOverstraetendeMan for GaN [10] , [11] , Lackner for Si [12] , and Okuto-Crowell for SiC [13] .
Breakdown voltage dependence on the width of GaN and dielectric regions (SiO 2 and Si 3 N 4 ) is shown in Fig. 3 for a doping concentration of 2 × 10 17 cm −3 . Breakdown voltage increases to more than 2x (>550 V) when compared to 1D conventional p-n junction without a dielectric region (∼265 V) for GaN. A K value of 0.9 × 10 4 cm −1 is used for the analytical equations for all GaN case studies.
Similar comparison is performed for Si and SiC, as shown in Figs. 4 and 5 respectively. A fixed K value of 3.3 × 10 3 cm −1 and 1.2 × 10 4 cm −1 are used for Si and SiC, respectively. The results show good match within an error of 3% for all the cases. This gives us a certain confidence that these equations can be used to predict breakdown voltage with good accuracy for any semiconductor and dielectric combinations using particular value of the constant K for the respective semiconductor material.
Breakdown voltage of a dielectric RESURF junction depends on two factors. First, the W I /W S width ratio determines the slope of the triangular e-field profile through the effective doping concentration N e f f . With a decreasing W I /W S ratio, the e-field slope approaches that of a 1D p-n junction. Secondly, W S influences the electric field spike, which distorts the classical triangular e-field profile. This is due to the charge imbalance at the end of the semiconductor drift region, which worsens as W S increases. When this e-field spike reaches the critical breakdown threshold, the junction breaks down with a smaller area under its distorted triangular e-field profile. This results in a lower breakdown voltage than its 1D counterpart with a perfect triangular e-field profile.
Figs. [3] [4] [5] show that a lower W I /W S ratio and a larger W S yields a lower breakdown voltage, which can be below its 1D limit. There is a minimum dielectric width, only beyond which dielectric RESURF gives a higher breakdown voltage than conventional devices, given by Eq. 3: It should be pointed out that the data points below the 1D limit were obtained from a p-n junction with its p+ region extended over the dielectric region. It is also important to address the concern on the potentially high electric stress in the dielectric region when the dielectric RESURF concept is applied. The peak e-field in the dielectric region is found to be at the semiconductor/dielectric interface. For example, the peak electric field is 3.35 MV/cm in GaN and 3.25 MV/cm at GaN/oxide interface at a breakdown voltage of 1400 V for a GaN structure with a W I of 0.2 μm, W S of 0.2 μm, and doping concentration of 2 × 10 16 cm −3 which is below the 4 MV·cm −1 safe operation limit. Fig. 6 shows show a good agreement between the calculated results and TCAD simulation over a wide range of doping concentration (1 × 10 16 cm −3 to 2 × 10 17 cm −3 ). Fig. 6 also includes the 1D p-n junction limit and a measured data point from a bulk GaN p-n diode [14] to highlight the potential improvement possible by adopting the dielectric RESURF concept. A dielectric RESURF structure does not always result in an improvement in the specific R O N vs. BV tradeoff, as discussed in [4] . From the above observations, we can assume that the fitting parameter K is independent of all device parameters other than the semiconductor materials used. The critical electric field and the depletion widths are also calculated from the proposed equations and compared with simulation results (not shown) and they agree within 10% of error.
IV. CONCLUSION
This letter develops simple and unified analytical equations to calculate the breakdown voltage, critical electric field, and depletion widths for dielectric RESURF p-n junctions. The analytically calculated results are compared with 2D TCAD simulation results for Si, GaN, and SiC in combination with conventional dielectrics like SiO 2 and Si 3 N 4 , and show a reasonable agreement well within 10%. This approach can simplify dielectric RESURF device design and optimization, and provide physical insight into device performance.
